Electronics Geek | VLSI & Electronics Jobs

❓ Can you answer these in a DV or RTL interview? 🔹 Why does an APB transfer take 2 clock cycles? 🔹 What is a pipelined transfer in AHB? 🔹 Why does AXI have 5 separate channels? If not, our AMBA Protocols Live Batch is for you 👇 👨‍🏫 Learn from a Senior Staff Verification Engineer with 9+ years of experience (DV interview panelist) 📅 Sat–Sun, 14 & 15 Nov | 11 AM | Live on Zoom ✅ Understanding the protocol specification ✅ RTL of the slave ✅ Verilog testbench 🎓 For students, freshers and working engineers planning a switch 💰 ₹999 ⏳ Booking closes on 12 Nov 👉 Book now: https://rzp.io/rzp/eg-amba 📞 Doubts? WhatsApp +91 92860 25869

🚨 VIT VELLORE IS HIRING! 💼 Role: Ph.D. Candidate – Nanoelectronics and VLSI (School of Electronics Engineering) 📍 Location: Vellore, Tamil Nadu (On-site) 🧑‍💻 Experience: Fresher / Research role (research experience is a plus) 🎓 Qualification: Master's degree, or Bachelor's for Direct Ph.D., in Electronics, VLSI, Nanotechnology, Physics or related field 🛠 Skills: Nanoscale devices & circuits, Research & data analysis, Technical writing https://www.linkedin.com/jobs/view/4479479787/ 📢 Join the Electronics Geek Community 👇🏻 ✅ Telegram: https://telegram.dog/electronicsgeekchannel ✅ WhatsApp: https://www.whatsapp.com/channel/0029Va56uDPGufIzehrBTl3E ✅ YouTube: https://www.youtube.com/@electronicsgeek Share with your friends and fellow VLSI engineers! All the best! 🙌

🚨 RISE RESEARCH IS HIRING! 💼 Role: VLSI / Verilog Expert – AI Task Creator & Reviewer 💰 Pay: per task, up to ₹10,000 per verified task 📍 Location: Remote (India) 🧑‍💻 Experience: Hands-on VLSI experience (engineers, trainers, instructors) 🛠 Skills: Verilog/SystemVerilog RTL & verification, ModelSim/Vivado/Cadence/Synopsys, writing clear technical problems 🔗 Apply: https://www.linkedin.com/jobs/view/4482939373/ 💡 Want to sharpen your protocol skills? Join our AMBA live batch (14 & 15 Nov) 👉 https://rzp.io/rzp/eg-amba 📢 Join the Electronics Geek Community 👇🏻 ✅ Telegram: https://telegram.dog/electronicsgeekchannel ✅ WhatsApp: https://www.whatsapp.com/channel/0029Va56uDPGufIzehrBTl3E ✅ YouTube: https://www.youtube.com/@electronicsgeek Share with your friends and fellow VLSI engineers! All the best! 🙌

Hi Guys 👋🏻 Meta is hiring freshers 🔥 https://youtu.be/7eHEBgmxrsg&list=UULFjx96VpV4g2KvuGt4wAjNrw 🔁 Share this with an ECE/EEE friend looking for a opportunity!

Hi guys! 👋 Atria Logic is hiring FPGA Engineers in Tirupati! 🚀 Don’t miss this one 👇 💼 Role: FPGA Engineer 📍 Location: Tirupati, Andhra Pradesh 🎓 Eligibility: B.E/B.Tech or M.E/M.Tech in ECE, EEE or related fields 🧑‍💻 Experience: 6 months to 1 year of hands-on FPGA design experience ✅ Good news: M.Tech grads can apply too! 🛠 Skills: Verilog/VHDL, RTL design & verification, Xilinx/Intel FPGA tools (Vivado, Quartus), timing analysis & constraints, FPGA resource optimization (LUTs, DSP, BRAM), and bench testing/debugging 📧 How to apply: Send your updated resume to [email protected] 👉 Subject line: Application for FPGA Engineer – [Your Name] If you have some early FPGA experience, this is a great chance to grow in core VLSI, so apply soon and give it your best shot! 💪 📢 Know someone in VLSI looking for a job? Share this with them! 📢 Join the Electronics Geek Community 👇🏻 ✅Telegram: https://telegram.dog/electronicsgeekchannel ✅WhatsApp: https://www.whatsapp.com/channel/0029Va56uDPGufIzehrBTl3E ✅ YouTube: https://www.youtube.com/@electronicsgeek Share with your friends and fellow VLSI engineers! All the best! 🙌

Hi guys! 👋 Arm is hiring freshers in Bengaluru! 🚀 Don't miss this one 👇 💼 Role: Associate Engineer 📍 Location: Bengaluru 🎓 Eligibility: B.E/B.Tech or M.E/M.Tech in CS, IS, ECE or related fields (or equivalent experience) ✅ Good news: M.Tech grads can apply too! 🛠 Skills: Check the full job description at the link below 🔗 Apply here: https://careers.arm.com/job/bengaluru/associate-engineer/33099/101597570352 Getting into a company like Arm early in your career is a big deal, so apply soon and give it your best shot! 💪 📢 Know someone in VLSI looking for a job? Share this with them! 💡 Want to prepare RTL + testbench for interviews like this? Join our AMBA live batch on 14 & 15 Nov 👉 https://rzp.io/rzp/eg-amba All the best! 🙌

Hi Guys 👋🏻 🔥 A fresh opportunity is now LIVE on YouTube! 👉 Don’t miss this one: https://youtu.be/o00s9x-HCCI&list=UULFjx96VpV4g2KvuGt4wAjNrw 🔁 Share this with an ECE/EEE friend looking for a opportunity!

🚨 FRESHER HIRING | SYNOPSYS 🚀 💼 Digital Design Engineer Apprentice 📍 Noida (work from office) 🎓 2025 & 2026 batch | B.E/B.Tech ECE, EEE or related ⏳ 12 months, starts Nov 2026 🛠 Skills: Verilog, SystemVerilog, RTL + testbench writing (UVM is a plus) ⚠️ No M.Tech, and you should not be in a full-time job right now 🔗 Apply: https://careers.synopsys.com/job/noida/digital-design-engineer-apprenticeship/44408/102251697536 📢 Share with your VLSI friends! 💡 Want to learn RTL + testbench for interviews like this? Join our AMBA live batch on 14 & 15 Nov 👉 https://rzp.io/rzp/eg-amba

🔥 AMBA Protocols Live Batch: New batch open Learn APB, AHB and AXI the way they are used in real chip projects. Who is this for: 🎓 ECE/EEE students and freshers preparing for VLSI jobs 💼 Working engineers (1 to 5 years) planning a job switch to DV or RTL roles 🔄 Engineers from other domains (embedded, testing, FPGA) who want to move into VLSI 📅 Sat, 14 Nov: APB + AHB Protocol (11 AM to 2 PM) 📅 Sun, 15 Nov: AXI Protocol (11 AM to 1:30 PM) 💻 Live on Zoom, on the weekend, so working people can join What you will learn: ✅ Understanding the protocol specification ✅ RTL of the slave ✅ Verilog testbench 👨‍🏫 Trainer: Mr. Sha Senior Staff Verification Engineer, about 9 years of experience. He has worked on-site at ARM, NVIDIA, Marvell and Collins Aerospace, and he is a DV interview panelist who has interviewed 50+ candidates. AMBA protocols come up in almost every DV interview, and you’ll learn them from someone who takes those interviews. 💰 Fee: ₹999 👉 Book here: https://rzp.io/rzp/eg-amba You only need basic Verilog to join. 📞 Questions? WhatsApp: +91 92860 25869

🚨 MULYA TECHNOLOGIES IS HIRING! 🚨 🔥Role: Staff Synthesis & STA Engineer 📍 Location: Bengaluru (Hybrid) 🔬 Skills: Digital synthesis & DFT insertion • Timing constraints (IP / full-chip) • STA signoff • Liberty models 👉 Apply Now: https://www.linkedin.com/jobs/view/4482456081/ 📢 Join the Electronics Geek Community 👇🏻 ✅Telegram: https://telegram.dog/electronicsgeekchannel ✅WhatsApp: https://www.whatsapp.com/channel/0029Va56uDPGufIzehrBTl3E ✅ YouTube: https://www.youtube.com/@electronicsgeek Share with your friends and fellow VLSI engineers!